Flat Bulls

Verilog testbench error! not compiling